VLSI Chip Design and Simulation with Electric VLSI EDA Tool

This module provides a thorough introduction to CMOS structures and functionality, exploring IC technology advantages. It covers the historical timeline of IC technology, Moore's Law, and technology scaling. Participants delve into the crucial role of processors and the intricate process of crafting Integrated Chips from Silica Sand, spanning various stages. The module explores MOS transistor design intricacies, covering types and operational modes. It discusses characteristics of ideal and non-ideal transistors, including diverse leakage types. Factors impacting transistor performance, like temperature sensitivity and environmental variations, are explored. The curriculum covers CMOS transistors design, CMOS inverter design, and analysis of power dissipation, noise margin, and propagation delay in CMOS designs, encompassing power dissipation aspects and mechanisms.

This module immerses participants in the schematic and layout design of fundamental components and circuits. It commences by introducing the fundamentals of stick diagrams, outlining the rules governing stick diagram and layout design, and providing a practical example for both stick and layout design. Subsequently, the module elucidates the installation process and step-by-step procedures for utilizing the Electric VLSI EDA tool. A comprehensive overview of the tool's built-in functions is provided, along with essential checks and waveform simulation. The module also covers the integration of LTspice with Electric VLSI EDA Tool, enhancing participants proficiency in design exploration. Furthermore, the module offers a concise introduction and procedural guidelines for designing schematic and layout representations of various electronic circuits, including PMOS, NMOS, CMOS inverter, Common Source Amplifier, Common Drain Amplifier, and a three-stage oscillator.

This module is designed to offer participants a deeper understanding of the schematic and layout design of various CMOS logic circuits. It guides participants through the process of creating a new cell in a predefined library, allowing them to choose between "schematic or layout" as the design approach. Emphasizing a systematic workflow, the module highlights that each design initiates with a schematic cell, subject to Design Rule Checking (DRC) at each step to assess the hierarchy of representations. The design is then simulated, and its characteristics are defined through waveform analysis. Participants will acquire the skills to craft the layout of schematic circuits, incorporating thorough checks such as DRC, Electrical Rule Checking (ERC), and Netlist-to-Component Connectivity (NCC) at the final stage. These checks ensure alignment between the designed layout and schematic, affirming the practical viability of the circuit.